

1/22




FIG. 1
PRIOR ART

2/22




FIG. 2
 PRIOR ART

3/22




FIG. 3
PRIOR ART

4/22




FIG. 4
PRIOR ART

5/22




FIG. 5
PRIOR ART

6/22




FIG. 6

7/22




FIG. 7

8/22




FIG. 8

9/22




FIG. 9

10/22




FIG. 10

11/22




FIG. 11

12/22




FIG. 12

13/22




FIG. 13

14/22




FIG. 14



16/22




FIG. 16




FIG. 17

18/22




FIG. 18




FIG. 19




FIG. 20

21/22




FIG. 21

22/22

	SYSTEM SHOWN IN FIG. 8	SYSTEM SHOWN IN FIG. 9	SYNTHESIS BY MINIMIZING SCALE BY LOGICAL SYNTHESIS
POWER CONSUMPTION (mW)	120	180	934
CIRCUIT SCALE (M GATE)	0.94	1.6	1.1

FIG. 22

	SYSTEM SHOWN IN FIG. 8	SYSTEM SHOWN IN FIG. 9	SYNTHESIS BY MINIMIZING SCALE BY LOGICAL SYNTHESIS
POWER CONSUMPTION (mW)	20	30	156
CIRCUIT SCALE (M GATE)	1.2	1.6	1.3

FIG. 23

	SYSTEM SHOWN IN FIG. 8	SYSTEM SHOWN IN FIG. 9	SYNTHESIS BY MINIMIZING SCALE BY LOGICAL SYNTHESIS
POWER CONSUMPTION (mW)	120	180	187
CIRCUIT SCALE (M GATE)	1.0	1.4	1.2

FIG. 24